SIGNALWARE LOGO TI DSP LOGO

TMS320C5/6xxx Multi-Platform Daughter Board

SignalStrip FPGA Carrier Board

AED400 - Xilinx Spartan 3 200-1000


See SIGNALWARE's Home Page or Customer Reply Form for further assistance.

Diagram of AED400

PRELIMINARY DATA SHEET

Product Available 2nd Q 2007

The SIGNALWARE SignalStrip FPGA Carrier, AED400, provides space to mount SignalStrip Units, a Xilinx Spartan 3 FPGA, and an interface to mount directly on the Texas Instruments 5xxx and 6xxx DSP Starter Kits (DSK).

The AED400 can act as a TMS320 Multi-platform Daughter Card stacked directly on a DSK with other AED series daughter cards or daughter cards from other vendors. (A maximum stack depth of 3 cards is recommended.) Alternately the AED400 can be mounted on a power supply card to operate as a self-contained Xilinx Field Programmable Gate Array (FPGA) Spartan 3 based DSP system. The Xilinx Micro-Blaze processor may be employed in the FPGA to allow C programming of the DSP system.

The interface to the DSK from the FPGA uses the EMIF connection. The AED400 supports asynchronous data transfer up to the speed that any DSK supports. The AED400 also supports synchronous transfers up to 125 MHz on those DSKs that can support the mode (64xx).

Mounting Signal Strip Units

Low Voltage Differential Signaling (LVDS) is used to connect different combinations of SignalStrip Units (SSU) to the AED400. SSU are available with A/Ds and D/As in 4 sizes of 2, 3, 4, and 6 units. A total of 12 units may be mounted on the AED400 Signal Strip mounting area. Combining different SignalStrip Units provides analog interfaces tailored to the needs of many different DSP applications.

AED400 Specifications

FPGA - Xilinx Spartan 3 Series
Package Size: 256-pin, 1mm pitch BGA (FFG256)
Compatible Parts: XC3S200, XC3S400, XC3S1000 (standard)
Speed/Temp Grade: 4C, 5C, 4I

Digital Interface to TI DSK's:
80-pin Memory Interface Connector (EMIF).
80-pin Peripheral Interface Connector.

Analog Interfaces to SSU's:
12 units, each unit consisting of 6 LVDS pairs, 1 control line, reset line, digital 2.5V, 3.3V & GND, and analog +/-5.0V, 3.3V, 2.5V, +/-15V & 2 GND power connections

Operating Temperature Range:
-45 to 85 degrees C

Power:
ower requirements depend on SSU mounted and FPGA configuration operating. Digital quiessant for AED400 only 3.3V - TBD ma; 5.0V digital - TBD ma

Size:
190 mm L x 86 mm W x 12 mm D with SSU and power supply board attached

Net Weight:
1.0 (0.5) kg ( lb.) with power supply only

AED400 Block Diagram

Preliminary Version

See SIGNALWARE's Home Page or Customer Reply Form for further assistance.