SIGNALWARE LOGOTI DSP LOGO

TMS320C5x/C6x EVALUATION MODULE

Analog Expansion Daughterboard

AED-106 (16 Analog In, 24 Digital I/O)

See SIGNALWARE's Home Page or Customer Reply Form for further assistance.

AED-106 Multi-Channel Parallel Daughterboard

DATA SHEET

The SIGNALWARE AED-106 Multi-Channel Parallel Analog Expansion Daughterboard for the Texas Instruments TMS320C5x/C6x Evaluation Module provides an economical way of building a multiple sensor interface. The daughterboard has four 4-channel A/D converters that can monitor a variety of sensor outputs where simultaneous sampling is required. In addition to the analog channels, three groups of 8 buffered digital signals can be switched to either input or output. Breadboard space is provided for constructing signal conditioning and interface circuits. This daughterboard has application in scanners, digitizers, remote sensing, automotive, cameras, and process control services with all digital control.

Intro Block Diagram

The AED-106 is ideally suited to prototyping custom sensor interface based on the TI C6x Digital Signal Processor (DSP). Hybrid (digital and analog) circuit prototyping is conveniently accomplished with this daughterboard. Each of the four A/D converters can sample up to 4 single-ended or 2 differential channels simultaneously with 12-bit resolution and 1.25 MS/s on each channel. Single channels can be sampled up to 6 MS/s. Also, the AED-106 may be used to construct systems where the numbers do not justify a custom designed printed circuit board. The AED-106 is an excellent DSP analog interface for many multi-input applications including those with VHF signals using under sampling.

The standard AED-106 consists of a daughterboard for the expansion interface on the C6x Evaluation Module. The full size daughter board configuration includes 4-A/D, voltage reference, digital buffers, amplifiers, regulators, programmable logic interface, and 90 pins on I/O connectors for off-board connections. The AED-106 comes with a demonstration logic program and software for the C6x DSP.

Programmable DSP I/F Adds Performance

Preprocessing of the A/D samples and control of the converters with the Field Programmable Gate Array (FPGA) significantly reduces the load on the DSP making more computation possible with a single C6xxx DSP. A Xilinx VirtexTM XCV50-4 FPGA with 57,906 logic gates (2034 flip-flops, 57K RAM bits) is standard, and larger FPGAs are available as options. Serial flash memory, socketed PROM or the JTAG port can provide FPGA configuration.

Surface Mount Breadboard Adds Flexibility

To make the analog interface to the board convenient and flexible, almost 7 sq. in. of breadboard space is provided. The analog interface to the A/D converters always needs to be tailored to the application. No approach is more flexible than a breadboard area specifically designed for surface mount and through-hole analog ICs. The AED-106 breadboard accommodates wide and narrow SOICs (50 mil pitch) as well as 0.3 and 0.6 DIPs (100 mil pitch). By keeping the signal conditioning circuits on the board with the converters, noise, errors, and cost are reduced. All 16 analog input buffer amplifiers have flexible configurations with inputs adjacent to the breadboard area. Regulated +/- DC analog power buses supply the breadboard area.

Flash Memory Adds Stand-alone Capability

The AED-106 has optional flash memory for C6x program and data storage. Lack of boot up memory is often the critical factor in using the EVM in stand-alone mode. Either a 512 Kbyte or 1 Mbyte option is available.

Detail Block Diagram

AED-106 Specifications

Analog to Digital Conversion:

4 - TI THS1206 Quad Data Converters

16 - TI THS405x Input Buffer Amplifiers - Flexible configuration.

Digital Interface to EVM:

Debugging Interfaces:

Digital I/O and External Synchronization:

Operating Temperature Range: 0 to 40 degree C

Power: +5, +3.3, +/-12 VDC

Size: 191 mm L x 86.2 mm W x 13.8 mm D

Net Weight: 0.14 (0.31) kg (lb)

Ordering Information

AED-106 Analog Expansion Daughterboard
Opt. 1a - 512 Kbyte Boot Flash Memory
Opt. 1b - 1.0 Mbyte Boot Flash Memory
Opt. 1c - Stacking Interface Connectors**
Opt. 1d - High Power 2.5V Supply** -
Opt. 1e - High Speed Amplifiers -
Opt. 2h-09/07 - XC4013XLA-07/09 FPGA Substitution
Opt. 2i-09/07 - XC4020XLA-09/07 FPGA Substitution
Opt. 2j-09/07 - XC4044XLA-09/07 FPGA Substitution
Opt. 2g-6 - XCV50-6 FPGA Substitution
Opt. 2a-4/6 - XCV100-4/6 FPGA Substitution
Opt. 2b-4/6 - XCV150-4/6 FPGA Substitution
Opt. 2c-4/6 - XCV200-4/6 FPGA Substitution
Opt. 2d-4/6 - XCV300-4/6 FPGA Substitution
Opt. 2e-4/6 - XCV400-4/6 FPGA Substitution
Opt. 2f-4/6 - XCV600-4/6 FPGA Substitution
Opt. 2h-4/6 - XCV800-4/6 FPGA Substitution
Opt. 3 - Custom Analog Front Ends
Opt. 4 - Custom FPGA Configuration

** Stacking Interface Connectors and High Power 2.5V Supply options are mutually exclusive.

** Stacking Interface Connectors and High Power Supply options are mutually exclusive.  Stacking connectors are required when more than one board is used on a single DSK or EVM.  The High Power may be mounted on the outer most daughterboard, and it may supply FPGAs on more than one daughterboard.  High Power Supplies are recommended for all FPGA options XCV300-6 and above.

Pricing and Delivery:Please complete a Request of Quotation form. Your request will be processed for direct purchase from Signalware or forwarded to the appropriate distributor.

Terms and Conditions: Contact distributor except for direct purchase.


For information on other daughterboards, see our Summary of Signalware Daughterboards.

For information on DSP Development boards that use Signalware daughterboards, see our Summary of DSP Development Products.

For information on various combinations of TMS320C5x/C6x EVM and DSK products listed above with the Signalware daughterboards, see our Prototype Configuration Table.

See SIGNALWARE's Home Page or Customer Reply Form for further assistance.